Can the STM32F407ZGT6 act as a host to control the ADC5140 and collect audio?
Links:
Hello,
We are looking into , thanks.
TRANSLATE with x
English
Arabic
Hebrew
PolishBulgarian
Hindi
PortugueseCatalan
Hmong Daw
RomanianChinese Simplified
Hungarian
RussianChinese Traditional
Indonesian
SlovakCzech
Italian
SlovenianDanish
Japanese
SpanishDutch
Klingon
SwedishEnglish
Korean
ThaiEstonian
Latvian
TurkishFinnish
Lithuanian
UkrainianFrench
Malay
UrduGerman
Maltese
VietnameseGreek
Norwegian
WelshHaitian Creole
PersianTRANSLATE with
COPY THE URL BELOW
BackEMBED THE SNIPPET BELOW IN YOUR SITE
Enable collaborative features and customize widget: Bing Webmaster Portal
Back
,
Links:
Hi,
Thanks for confirming, this is a supported settting as per the table in datasheet.
said:
Register address: ASI_STS , register status: ffRegister address: DEV_STS0 , register status: 0Register address: DEV_STS1 , register status: c0Assuming that these registers were read back while the recording is in progress, as mentioned above, device is indicating an invalid BCLK and FSYNC input.
1) Is it possible to confirm the BCLK and FSYNC inputs to the device are as expected using oscilloscope?
2) Can we also update these two register configurations?
ADC_DATE_INPUT(0x16 , 0x08) – this was written as 0x88, which makes the ADC clock source as MCLK in master mode with PLL disabled case. Since the PLL is enabled in this configuration, we can use the BCLK as source clock.
ADC_DATE_INPUT(0x1F , 0x41); //Reserved field is being overwritten when making this 0x01, default value is 0x40
Thanks and Regards,
Lakshmi Narasimhan
TRANSLATE with x
English
Arabic
Hebrew
PolishBulgarian
Hindi
PortugueseCatalan
Hmong Daw
RomanianChinese Simplified
Hungarian
RussianChinese Traditional
Indonesian
SlovakCzech
Italian
SlovenianDanish
Japanese
SpanishDutch
Klingon
SwedishEnglish
Korean
ThaiEstonian
Latvian
TurkishFinnish
Lithuanian
UkrainianFrench
Malay
UrduGerman
Maltese
VietnameseGreek
Norwegian
WelshHaitian Creole
PersianTRANSLATE with
COPY THE URL BELOW
BackEMBED THE SNIPPET BELOW IN YOUR SITE
Enable collaborative features and customize widget: Bing Webmaster Portal
Back
,
? ?:
Hello, I have updated the register. Here are the waveforms of BCLK and FSYNC that I captured with the oscilloscope, along with my ADC5140 peripheral circuit diagram. Are there any errors in my ADC5140 peripheral circuit design? Thank you.
,
Links:
Hi,
Couple of observations in the schematic:
1) It looks like all the decoupling capacitors used are 100nF. Please refer to application section in datasheet for decoupling recommendations.
2) I am seeing that the SDOUT pin is connected to I2S3_SD of the STM controller, and GPIO1 pin is connected to I2S3ext_SD pin of the controller. The SDOUT is a data output from the ADC, Can we confirm whether the I2S3_SD is a data input or output for the STM controller?
Thanks and Regards,
Links
TRANSLATE with x
English
Arabic
Hebrew
PolishBulgarian
Hindi
PortugueseCatalan
Hmong Daw
RomanianChinese Simplified
Hungarian
RussianChinese Traditional
Indonesian
SlovakCzech
Italian
SlovenianDanish
Japanese
SpanishDutch
Klingon
SwedishEnglish
Korean
ThaiEstonian
Latvian
TurkishFinnish
Lithuanian
UkrainianFrench
Malay
UrduGerman
Maltese
VietnameseGreek
Norwegian
WelshHaitian Creole
PersianTRANSLATE with
COPY THE URL BELOW
BackEMBED THE SNIPPET BELOW IN YOUR SITE
Enable collaborative features and customize widget: Bing Webmaster Portal
Back
,
? ?:
2. Currently we are disabling GPIO1 and I2S3_SD is for ADC data output only.Does ADC5140 need MCLK input as I2S slave?
,
Links:
Hi,
When device is operating in slave mode, MCLK is not needed.
TRANSLATE with x
English
Arabic
Hebrew
PolishBulgarian
Hindi
PortugueseCatalan
Hmong Daw
RomanianChinese Simplified
Hungarian
RussianChinese Traditional
Indonesian
SlovakCzech
Italian
SlovenianDanish
Japanese
SpanishDutch
Klingon
SwedishEnglish
Korean
ThaiEstonian
Latvian
TurkishFinnish
Lithuanian
UkrainianFrench
Malay
UrduGerman
Maltese
VietnameseGreek
Norwegian
WelshHaitian Creole
PersianTRANSLATE with
COPY THE URL BELOW
BackEMBED THE SNIPPET BELOW IN YOUR SITE
Enable collaborative features and customize widget: Bing Webmaster Portal
Back
TI中文支持网




