TI中文支持网
TI专业的中文技术问题搜集分享网站
当前位置：TI中文支持网 > 微处理器 MCU > C2000™ 32位实时 MCU > 正文

请问我这样配置SCIC，使用串口发送函数发送少于16个字节的数据，串口没有输出，用示波器打了，没有波形，SCIC时钟也置1了，同样的配置，SCIA是完全OK的，同时我也把SCIC对应的pin89、90配置成普通IO，然后上拉和下拉，是正常的，请问我的SCIC串口配置有问题吗

2018-04-12 分类：C2000™ 32位实时 MCU 阅读(425)

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

Seven Han：没看出您的代码有问题，建议您再确认下波特率设置的是否有问题，或者降低波特率试试。

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

zhengwei ran：

回复 Seven Han:

谢谢你，我就直接用示波器打的，没有波形出来，波特率设置的115200，就算波特率不对，至少也应该有波形才对

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

zhengwei ran：

回复 Seven Han:

我就用同样的代码配置SCIA，Pin84和pin85，就能串口正常使用，请问配置SCIC有什么不同的地方吗

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

Seven Han：

回复 zhengwei ran:

您再查下手册，gpio设置为sci是否正确，其他没有特殊的地方。

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

zhengwei ran：

回复 Seven Han:

谢谢您，我查了，看到一句关于寄存器GPCGMUX2的说明，Note: For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required，不明白这句话是什么意思

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

Seven Han：

回复 zhengwei ran:

在手册4.4.1章节有详细说明：
www.ti.com.cn/…/tms320f28377s.pdf

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

zhengwei ran：

回复 Seven Han:

谢谢您，是我IO口的复用功能映射位置不对

void Uart1_Init(Uint16 baudrate)
{
EALLOW;

PieVectTable.SCIC_RX_INT = &UART1_RxFifoIsr;
PieVectTable.SCIC_TX_INT = &UART1_TxFifoIsr;

GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 0;
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 0;
GpioCtrlRegs.GPCGMUX2.bit.GPIO89 = 1;
GpioCtrlRegs.GPCGMUX2.bit.GPIO90 = 1;
GpioCtrlRegs.GPCMUX2.bit.GPIO89 = 1; // SCITXDC
GpioCtrlRegs.GPCMUX2.bit.GPIO90 = 1; // SCIRXDC
GpioCtrlRegs.GPCPUD.bit.GPIO89 = 0; // Enable pullup on GPIO89
GpioCtrlRegs.GPCPUD.bit.GPIO90 = 0; // Enable pullup on GPIO90
GpioCtrlRegs.GPCQSEL2.bit.GPIO90 = 3; // asynch input

// Note: Clocks were turned on to the SCIA peripheral in the InitSysCtrl() function
ScicRegs.SCICCR.all = UART_STOP_BIT_1 | 0x0007; // 1 stop bit, No loopback, Even parity,8 char bits, async mode, idle-line protocol
ScicRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, Disable RX ERR, SLEEP, TXWAKE
ScicRegs.SCICTL2.bit.TXINTENA = 1;
ScicRegs.SCICTL2.bit.RXBKINTENA = 1;
ScicRegs.SCIHBAUD.all = 0; // 115200 baud @LSPCLK = 50MHz (200 MHz SYSCLK).
ScicRegs.SCILBAUD.all = baudrate;
ScicRegs.SCIFFTX.all = 0xC000; // SCI reset, FIFO enable, reset the FIFO pointer to zero and hold in reset, transmit interrrupt disable, FIFO interrupt level 0
ScicRegs.SCIFFRX.all = 0x0021; // Transmit interrrupt enable, FIFO interrupt level 1
ScicRegs.SCIFFCT.all = 0x00; // Receive FIFO interrupt enable
ScicRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
ScicRegs.SCIFFTX.bit.TXFIFORESET = 1; // Re-enable transmit FIFO operation
ScicRegs.SCIFFRX.bit.RXFIFORESET = 1; // Re-enable receive FIFO operation

PieCtrlRegs.PIECTRL.bit.ENPIE = 1; // Enable the PIE block
PieCtrlRegs.PIEIER8.bit.INTx5 = 1; // PIE Group 8, INT5, RX
PieCtrlRegs.PIEIER8.bit.INTx6 = 1; // PIE Group 8, INT6, TX
IER |= M_INT8; // Enable CPU INT

EDIS;
}

void UART1_Send_test(Uint8 *buf, Uint8 count)
{
Uint8 i = 0;

for(i=0; i<count; i++)
ScicRegs.SCITXBUF.all = buf[i];

PieCtrlRegs.PIEIER8.bit.INTx6 = 0; // Disable PIE Group 8, INT6, TX
}

Seven Han：

回复 zhengwei ran:

很高兴您能解决问题。

赞(0)
未经允许不得转载：TI中文支持网 » 请问我这样配置SCIC，使用串口发送函数发送少于16个字节的数据，串口没有输出，用示波器打了，没有波形，SCIC时钟也置1了，同样的配置，SCIA是完全OK的，同时我也把SCIC对应的pin89、90配置成普通IO，然后上拉和下拉，是正常的，请问我的SCIC串口配置有问题吗
分享到： 更多 (0)
标签：

相关推荐

热门标签

ECTE (3888)#希望得到TI的工程师回答 (1677)C2000WARE (954)希望得到TI工程师回答# (901)DSP (879)UniFlash (775)TMS320F28335 (763)盼望能得到TI的人回答 (753)电源管理 (749)TMS320C6678 (743)【紧急+重要】 (729)技术询问 (691)cc1310 (669)TDA4VM (628)电源 (599)Controlsuite (579)AWR2243 (554)6678 (530)【紧急】+重要 (526)AWR1642 (524)电池管理 (495)sysbios (493)AM5728 (488)CC2640R2F (457)AM3352 (450)#DCA1000EVM (447)SYSCONFIG (444)TMS320C6748 (423)放大器 (419)bq40z50 (408)

热门文章