TI中文支持网最近在做dsp与FPGA的SRIO通信，想让dsp c6678给fpga发包，请问一下大佬们该怎么该官方的SRIO例程
Shine：
抱歉，我们没有和FPGA通信的例程，FPGA那边的SRIO需要您自己写。您可以参考置顶帖里的SRIO例程，有两块DSP SRIO通信例程。
e2echina.ti.com/…/47664
dsp给fpga发包
未经允许不得转载：TI中文支持网 » dsp给fpga发包
相关推荐
AM62A7-Q1: gpio设置异常- AM6422: How to relocate the Exception Vector Table in the MCU R5
- TMS320C6678: 核0启动核1，核1没有运行起来
- TMS320C6678: TMS320C6678网络中断问题：核0创建任务后Ping失败
- TDA4VM: During DSP6678 debugging, after creating a print test task on Core 0, the previously functional network connection was interrupted with the error: Destination Host Unreachable.
- AM62P: The issue of poor performance when the MNN(alibaba Mobile Neural Network) inference framework calls the GPU for inference via OpenCL.
- TMS320C6678: C6678CSL库EDMA3的AB同步传输无法启用除0通道以外的别的通道
- AM6442: [IPC RPMSG] Message send to remote core 5 @ 16 end point truncated due to lack of space in vring buffer !!!
![AM6442: [IPC RPMSG] Message send to remote core 5 @ 16 end point truncated due to lack of space in vring buffer !!!-TI中文支持网](https://www.ti2k.com/wp-content/uploads/ti2k/DeyiSupport_DSP_pastedimage1753265713483v1.jpg)