TI中文支持网
TI专业的中文技术问题搜集分享网站

C6678 main PLL问题

自己做的C6678板,JTAG能连上,主时钟100MHz,默认main PLL BYPASS,不改PLL的配置时程序能正常运行。将主时钟改至1GHz后,同样的程序在调试中出现以下问题:

C66xx_0: Trouble Reading Memory Block at 0x80b69c on Page 0 of Length 0x4: (Error -1060 @ 0x80B69C) Device is not responding to the request. Reset the device, and retry the operation. If error persists, confirm configuration, power-cycle the board, and/or try more reliable JTAG settings (e.g. lower TCLK). (Emulation package 5.0.569.0)

有时也出现以下问题:

C66xx_0: Trouble Reading Register CSR: (Error -1060 @ 0x41) Device is not responding to the request. Reset the device, and retry the operation. If error persists, confirm configuration, power-cycle the board, and/or try more reliable JTAG settings (e.g. lower TCLK). (Emulation package 5.0.569.0)

请问是什么方面的原因。

Andy Yin1:

根据你的描述可能是PLL配置的有问题,参考一下如下STK中对PLL的配置进行修改测试。

http://www.deyisupport.com/question_answer/dsp_arm/c6000_multicore/f/53/t/47664.aspx

赞(0)
未经允许不得转载:TI中文支持网 » C6678 main PLL问题
分享到: 更多 (0)