cc2540/cc2541 debug mode


Viki Shi:

3.1 Debug Mode
Debug mode is entered by forcing two falling-edge transitions on pin P2.2 (debug clock) while the RESET_N input is held low. When RESET_N is set high, the device is in debug mode.
On entering debug mode, the CPU is in the halted state with the program counter reset to address 0x0000.
While in debug mode, pin P2.1 is the debug-data bidirectional pin, and P2.2 is the debug-clock input pin

上电时不做上述操作就不会进入debug mode,更多内容请参考:www.ti.com/…/swru191f.pdf

未经允许不得转载:TI中文支持网 » cc2540/cc2541 debug mode
分享到: 更多 (0)