AM2632: The IIC bus is blocked

Hello, I found a strange problem when debugging I2C as a cluster machine on the chip of AM2632. My project will be attached
First of all, I changed it in the official routine, the official routine did not see AM2632 as a cluster machine routine, so I changed it in the original routine as a host. Secondly, since the MCU is a complex machine, then I found an upper computer tool (Aaradvark), as the host to issue IIC read and write commands, in the first acquisition of semaphore, will be stuck there, and then receive the iic command, will trigger the callback function, the semaphore release, so as to continue to run the program. That is to say, MCU received the first IIC command, but when MUC sent data, that is, the second I2C_transfer, it did not trigger the callback function, and the returned state was I2C_STS_SUCCESS, which would get stuck at SemaphoreP_pend. Then the IIC bus will be pulled dead, you can see in the waveform diagram, and can no longer trigger the interrupt callback function, how to deal with this problem?

i2c_read_am263x-cc_r5fss0-0_freertos_ti-arm-clang.zip

TRANSLATE with x

English

Arabic	Hebrew	Polish
Bulgarian	Hindi	Portuguese
Catalan	Hmong Daw	Romanian
Chinese Simplified	Hungarian	Russian
Chinese Traditional	Indonesian	Slovak
Czech	Italian	Slovenian
Danish	Japanese	Spanish
Dutch	Klingon	Swedish
English	Korean	Thai
Estonian	Latvian	Turkish
Finnish	Lithuanian	Ukrainian
French	Malay	Urdu
German	Maltese	Vietnamese
Greek	Norwegian	Welsh
Haitian Creole	Persian

TRANSLATE with

COPY THE URL BELOW

Back

EMBED THE SNIPPET BELOW IN YOUR SITE

Enable collaborative features and customize widget: Bing Webmaster Portal

Back

此页面的语言为越南语

翻译为中文（简体）

• 中文（简体）
• 中文（繁体）
• 丹麦语
• 乌克兰语
• 乌尔都语
• 亚美尼亚语
• 俄语
• 保加利亚语
• 克罗地亚语
• 冰岛语
• 加泰罗尼亚语
• 匈牙利语
• 卡纳达语
• 印地语
• 印尼语
• 古吉拉特语
• 哈萨克语
• 土耳其语
• 威尔士语
• 孟加拉语
• 尼泊尔语
• 布尔语(南非荷兰语)
• 希伯来语
• 希腊语
• 库尔德语
• 德语
• 意大利语
• 拉脱维亚语
• 挪威语
• 捷克语
• 斯洛伐克语
• 斯洛文尼亚语
• 旁遮普语
• 日语
• 普什图语
• 毛利语
• 法语
• 波兰语
• 波斯语
• 泰卢固语
• 泰米尔语
• 泰语
• 海地克里奥尔语
• 爱沙尼亚语
• 瑞典语
• 立陶宛语
• 缅甸语
• 罗马尼亚语
• 老挝语
• 芬兰语
• 英语
• 荷兰语
• 萨摩亚语
• 葡萄牙语
• 西班牙语
• 越南语
• 阿塞拜疆语
• 阿姆哈拉语
• 阿尔巴尼亚语
• 阿拉伯语
• 韩语
• 马尔加什语
• 马拉地语
• 马拉雅拉姆语
• 马来语
• 马耳他语
• 高棉语

随时将越南语翻译为中文（简体） 一律不翻译越南语一律不翻译e2echina.ti.com

Taylor：

您好，

已经收到了您的案例，调查需要些时间，感谢您的耐心等待

,

Links：

From initial observation, seems like putting some delay or synchronization mechanism in your application is needed to make sure the target side is ready for next transaction. I believe the host machine (master) is faster and initiating the next transaction before target (slave) is ready to respond.

TRANSLATE with x

English

Arabic
Hebrew
Polish

Bulgarian
Hindi
Portuguese

Catalan
Hmong Daw
Romanian

Chinese Simplified
Hungarian
Russian

Chinese Traditional
Indonesian
Slovak

Czech
Italian
Slovenian

Danish
Japanese
Spanish

Dutch
Klingon
Swedish

English
Korean
Thai

Estonian
Latvian
Turkish

Finnish
Lithuanian
Ukrainian

French
Malay
Urdu

German
Maltese
Vietnamese

Greek
Norwegian
Welsh

Haitian Creole
Persian

TRANSLATE with

COPY THE URL BELOW

Back

EMBED THE SNIPPET BELOW IN YOUR SITE

Enable collaborative features and customize widget: Bing Webmaster Portal
Back