手册中说可以将GPIO配置成CPU1的外部中断,那么能配置成CM侧的外部中断吗?如何实现?
Configuring external interrupts is a two-step process. First, the interrupts themselves must be enabled
and their polarity must be configured via the XINTnCR registers. Second, the XINT1-5 GPIO pins must
be set by selecting the sources for Input X-BAR signals 4, 5, 6, 13, and 14, respectively. For more
information on the Input X-BAR architecture, see the Crossbar(XBAR) chapter of this manual.
Nancy Wang:
请去c2000论坛咨询。
e2echina.ti.com/…/
TI中文支持网


![AM6442: [IPC RPMSG] Message send to remote core 5 @ 16 end point truncated due to lack of space in vring buffer !!!-TI中文支持网](https://www.ti2k.com/wp-content/uploads/ti2k/DeyiSupport_DSP_pastedimage1753265713483v1.jpg)