Part Number:UCC21520
UCC21520的欠压恢复时间是多少?当UCC21520的VDDA或VDDB达到欠压恢复阈值后多久才会输出PWM?
Johnsin Tao:
HI
见datasheet 第17页: 7.5 Power-up UVLO Delay to OUTPUT
Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as tVCCI+ to OUT for VCCI UVLO (typically 40us) and tVDD+ to OUT for VDD UVLO (typically 50us).
TI中文支持网



![[FAQ] UCC21520: 单个 PWM 信号能否驱动双输入驱动器?-TI中文支持网](https://www.ti2k.com/wp-content/uploads/ti2k/DeyiSupport_电源管理_pastedimage1649845454040v1.jpg)
![[FAQ] UCC21520: 如何在上电期间防止功率 FET 误导通?-TI中文支持网](https://www.ti2k.com/wp-content/uploads/ti2k/DeyiSupport_电源管理_7853.Fig1Pa.jpg)
