TI中文支持网Part Number:AM2432
In Table 5-1121. PLL2_SS_SPREAD Register Field Descriptions 'MOD_DIV' supports divide values of 1-63，But the register only has bits 16 to 19, a total of 4 bits, how do you write 1-63?
Eirwen：
已经收到了您的案例，调查需要些时间，感谢您的耐心等待。
,
Links：
AM2432 does not support Spread Spectrum Clocking.Tw(RXCH) and Tw(RXCL) are input parameters for AM2432 and the limits defined for this parameter were taken from the RGMII standard. It appears the attached PHY is introducing too much duty cycle distortion by creating shorter than expected high pulses and longer than expected low pulses. The AM2432 device was not validated to operate with clock pulse widths outside of the limits defined by the RGMII standard. Therefore, we expect the attached device to provide a clock that operates within the limits of 3.6ns to 4.4ns. Operating outside of the limits on a clock input could cause the RGMII receiver to do unpredictable things.
